

A Five-Level Common-Ground Inverter with Dynamic Voltage Boost and Fewer Elements for Photovoltaic Applications

Dalya Hamzah Al-Mamoori^{1,2*}, Shahrin Md Ayob¹, Ali A. Abdullah Albakry² and Razman Ayop¹

¹Department of Electrical Power Engineering, Faculty of Electrical Engineering, Universiti Teknologi Malaysia, 81310 UTM Johor Bahru, Johor Darul Takzim, Malaysia.

²Department of Electrical Engineering, Technical College Al-Musaib, Al-Furat Al-Awsat Technical University, Najaf, Iraq

*Corresponding author: dalyahamzahmussa@graduate.utm.my, daliahamza784@atu.edu.iq

Abstract: Transformer-less multilevel inverters (TL-MLIs) are the subject of recent research due to their high-voltage or high-power capacity to convert low-voltage output from renewable energy sources into the desired output. They are also less expensive and smaller than traditional varieties. Nevertheless, leakage current is a common problem with these inverters. The proposed inverter aims to address this issue to the maximum extent possible. In the proposed inverter structure, there is a common ground for the input and output terminals. As a result, the overall common mode voltage (CMV) remains constant. This common ground feature short-circuits the Photovoltaic (PV) source to the grid parasitic capacitor, resulting in negligible leakage current. Furthermore, the proposed inverter boosts output voltage using the least amount of power devices and a single voltage source. The proposed inverter can be used modularly, increasing the number of output levels that can be achieved. The simulation results from MATLAB/Simulink and the conclusion of the mathematical analysis for the proposed inverter are shown. The results also demonstrate the output voltage boost capability, zero leakage current, and an appropriate total harmonic distortion for the output voltage and current waveforms.

Keywords: Boost, Leakage current, Multilevel-Inverter, Single source, Transformer-less

© 2024 Penerbit UTM Press. All rights reserved

Article History: received 08 November 2023; accepted 23 June 2024; published 29 August 2024

1. INTRODUCTION

Renewable energy sources, particularly PV, have garnered increased attention in recent decades as vital challenges such as global warming and pollution have evolved. For renewable energy resources, various converters with various structures have been presented. [1]-[4].

Various studies on multilayer converter design have been undertaken, including for solar-based applications in [5]-[13]. This paper explores innovative inverter topologies, modulation approaches, maximum power point tracking systems, and specific PV situations and solutions. Furthermore, the fundamental goal of these topologies is to build inverters with low leakage current.

Inverters with switched capacitors (SC) or switched inductors (SI) have recently been devised to achieve a higher output voltage gain. This feature enables the inverter to convert low input voltage sources to the desired output voltage for grid-connected applications. Recent research has been conducted to increase the voltage gain of Neutral Point Clamped (NPC)--based inverters by using switched capacitors [14]-[22]. To increase the output voltage, the switched capacitors are exhausted in series with the DC link capacitor in these converters.

The presence of current spikes while charging the capacitors is a concern in the majority of these NPC types of inverters. As a result, the studies in refs [23]-[24] are

proposed to address this issue. These studies offer new active NPC-based structures that can enhance voltage. The maximum voltage gain, on the other hand, is increased to twice the input voltage value.

To avoid further losses in two-stage transformer-less inverters, the dual-mode time-sharing method has been proposed in several studies [25]- [29]. When the PV voltage is less than the grid voltage, the boost stage will kick in. Pourfaraj et al. and Kakar et al. [25]-[26] provide a dual-mode transformer-less interleaved multilevel inverter with an interleaved boost converter. The main contribution of these inverters are lower current stress across semiconductors and DC-side inductors. Also, the main limitation is the necessity of a comparatively higher number of semiconductors and the presence of high-frequency components on the common mode voltage (CMV). The fault-tolerant (FT) capability is one of the important features of multilevel inverters to keep supplying the output load in various fault conditions to increase the reliability of the inverter. A single-phase PV converter with a common ground and three switches is proposed to supply reactive electricity to the AC grid by Heydari-doostabad et al. [27]. The inverter's advantages include low noise, regulation of active and reactive power, step-down and step-up output voltage, and low A 5-level common ground type (5L-CGT) inverter with two times

the voltage gain is proposed by Anand et al. [28]. Unfortunately, boost operation with a variable duty cycle is out of the question with this inverter. In [29], Wang, Shan, et al. offer a non-electrolytic capacitor for use in a single-stage, common-ground zeta inverter. This inverter solves problems with electrolytic capacitors, common mode (CM) leakage current, and voltage boosting or dropping.

In conclusion, an inverter must have a multilevel structure that gets rid of common mode voltage (CMV), has no leakage current, and can work even when something goes wrong. Additionally, this inverter should possess a boost voltage gain feature. Such a design is essential to achieve a safe and dependable inverter that is well-suited for low-voltage renewable applications.

This paper proposes a novel five-level boost inverter with continuous gain control capability. The input side of the proposed inverter is supplied by an inductor, so a continuous input current has been supplied to the input source, making the inverter appropriate for PV and other renewable energy applications requiring DC or AC operation. In addition, the improved levels of the inverter for a seven-level operation have been provided to demonstrate the inverter's modularity. In addition, the number of components is small, and the leakage current is close to zero as the negative end of the power source is wired directly to the neutral terminal of the grid.

The following is how the paper is structured: Section 2 describes the structure of the proposed 5-level multilevel boost inverter. Section 3 describes the process and scheme for generating switch pulses. Section 4 contains MATLAB Simulink results for an inverter. Finally, Section 5 has the conclusion.

2. PROPOSED MLI STRUCTURE

This section discusses the exceptional benefits of the proposed 5-level inverter. Figure 1 illustrates the proposed five-level circuit. In the proposed design, a boost inductor is used to provide continuous input current and facilitate voltage gain that can be controlled. Using a single DC source, the converter with the appropriate specifications for PV applications is developed. Additionally, the inverter is modular and contains fewer controls. The proposed inverter has a substantially high boost gain, and the peak output voltage can be calculated as $2M/(1-D)$ and $3M/(1-D)$ for 5-level and 7-level output voltage levels, respectively.




Figure 1. The proposed 5-level inverter structure

2.1 Operating Modes

In this section, Figure 2(a), shows the main operating modes of the proposed 5-level converter. These modes provide replacement working modes for each voltage stage so that the output voltage stays the same when there is a problem. Each phase of operation incorporates both the charging and discharging phases of the input boost inductor. In addition, the implementation includes a variety of charging and discharging states for varying inverter output levels. In addition to balancing the voltage of capacitors and simplifying the control of the boost duty cycle, this feature provides additional benefits, such as voltage balancing for capacitors.

In addition, this inverter's input inductor is charged when the IGBT S1 is ON and discharged when the power switch S1 is OFF. So, the key waveforms of the proposed inverter have been demonstrated in Figure 2(b).




Figure 2. (a) Different operating modes of the 5-level converter and (b) Key waveforms of the inverter in charge and discharge operations

2.2 Essential mathematical calculations

The proposed inverter uses a specific approach to obtain modulation index values between zero and maximum. The following is an expression for the maximum DC gain:

$$Gi = \frac{2M}{1-D} \quad (1)$$

In the proposed inverter, the capacitors have been charged to the same value, and the corresponding voltage of each capacitor can be obtained as:

$$V_{C1} = V_{C2} = \frac{V_{DC}}{1-D} \quad (2)$$

Consequently, the maximum peak voltage is equivalent to the summation of the voltages present on the mentioned capacitors. Therefore, it can be obtained as:

$$V_{O,Max} = \frac{2V_{DC}}{1-D} \quad (3)$$

The following equations in Table 1 illustrate the association between the output voltage and modulation index. The duty-cycle (D) variations can change the output voltage peak value. Table 2 demonstrates the peak output voltage value variations. For the modulation indexes higher than 0.5, due to the Level shift PWM (LS-PWM) strategy employed, the inverter output will have a 5-level waveform based on a sinusoidal reference voltage signal. Also, for $M < 0.5$, the converter output will be changed to 3-level.

Table 1. The relationship between the modulation index and the output voltage

Output Voltage	Modulation Index Range	Output Voltage Range
$V_o = \frac{2MV_{DC}}{1-D}$	0 to 1	$V_o \Rightarrow 0 \text{ to } \frac{2V_{DC}}{1-D}$

Table 2. Application of the proposed method and the resulting output voltage gain for different modulation index ranges

Modulation Index	Possible Output levels	Output Voltage peak gain
$M > 0.5$	5 Levels	$\frac{V_{O,peak}}{V_{DC}} = \frac{2}{1-D}$
$M < 0.5$	3 Levels	$\frac{V_{O,peak}}{V_{DC}} = \frac{1}{1-D}$

2.3 Design considerations

This section presents the proposed inverter design considerations for the power switches, input boost inductor, and capacitors. As shown in the accompanying equations, equations representing the voltage stress of the power switches are derived.

$$V_{4,6} = \frac{1}{1-D} V_{DC}, V_{S1,2,3,5,7,8,9} = \frac{2}{1-D} V_{DC} \quad (4)$$

Also, the input boost inductor can be designed by the following equation:

$$L_{in} \geq \frac{DV_{DC}}{f_s \Delta I_L} \quad (5)$$

Moreover, the inverter capacitors values can be defined as follows:


$$C_{1,2,\dots,n} \geq \frac{D(1-D)I_o G}{f_s \Delta V_C} \quad (6)$$

3. METHODOLOGY

The suggested inverter construction eliminates leakage current for PV to grid applications and creates a common ground between the input and output sides, resulting in a zero CMV. The voltage between point B and neutral point N ($V_{BN}=0$) is equal to zero, as shown in Figure 3(a). Thus, taking this number into account, the inverter's total common mode voltage can be expressed as follows:

$$V_{CM,Total} = \frac{V_{AN}}{2} + (V_{AN}) \left(\frac{-L_1}{2(L_1)} \right) = 0 \quad (7)$$

This means that the CMV as a whole is zero. Additionally, Figure 3(a) indicates that the PV's parasitic capacitor (C_{PV}) is short-circuited. Consequently, there is no leakage current via C_{PV} . Additionally, the suggested inverter can operate continuously as a boost operation, enabling it to get a wider output voltage range for input voltage sources that are lower.






Figure 3. a) The general schematic of the proposed inverter connection to the AC grid, b) The waveform of the triangular carrier signals in comparison with the reference sinusoidal waveform of the proposed inverter.

3.1 Modulation and Switching Rules

The suggested structure drives the IGBTs using the level shift modulation technique to produce a sinusoidal waveform at the output. Figure 3(b) displays the carrier signal waveforms in comparison to the reference sinusoidal waveform. Four triangular carrier waveforms will be present in a 5-level inverter. There is at least one scenario for inverter switching for every voltage state. Because of this, Table 3 describes the switching table for the suggested inverter, which takes into account five levels ranging from -2V to +2V. The converter is adaptable for fault-tolerant applications due to the range of switching strategies available for each voltage state.

Table 3. The switching conditions for the proposed 5-level inverter

Level/ Switches	S ₁	S ₂	S ₃	S ₄	S ₅	S ₆	S ₇	S ₈	S ₉	Inductor
0	1	0	1	1	0	1	1	0	1	Charge
	0	1	1	1	0	1	1	0	1	Discharge
+1	1	0	1	1	0	1	1	1	0	Charge
	0	1	1	1	0	1	1	1	0	Discharge
-1	1	0	1	0	1	1	0	0	1	Charge
	0	1	1	0	1	1	0	0	1	Discharge
-2	1	1	0	0	1	0	0	0	1	Charge
+2	1	0	1	0	1	0	1	1	0	Charge

3.2 Modular operation of the inverter

The modular operation capabilities of the suggested inverter allow it to be configured to increase both its peak voltage gain and the number of output voltage levels. Figure 4 in this section depicts the 7-level structural topology that was obtained from the suggested circuit.




Figure 4. The 7-level structure topology based on the proposed circuit

4. RESULTS AND DISCUSSION

The suggested inverter can function as a continuous boost mode, continuous input current, common ground mode with zero leakage current, and 5-level output voltage for the output load, in accordance with the sections that came before it. The main software results from MATLAB/Simulink are shown in this part, along with confirmation that the converter is feasible. To illustrate the percentage of losses for each inverter component, the data have also been supplemented with the comprehensive loss analysis result from the PLECS software simulation. The critical parameter values for the inverter employed throughout the simulation are displayed in Table 4. Lastly, Table 5 provides a comparison of the suggested inverter with other architectures. With a peak value of 210 V, the output 5-Level voltage is depicted in Figure 5(a) by taking into account the parameter values in Table 5, which is consistent with the formulae in Table 2.

Figure 5(b) illustrates the output voltage in order to demonstrate the continuous voltage variations with duty-cycle modifications. The duty cycle has been adjusted in this figure in 10% steps, from D=80% to D=20%. One advantage of the suggested inverter is its ability to regulate the output voltage's peak value within the expanded operation area. Additionally, the modulation index value in Figure 5(c) has been adjusted from 0 to its maximum value (M=1). The inverter generates a 3-level output voltage when M<0.5, and a 5-level waveform when M>0.5, in accordance with Table 2. Additionally, Figures 6(a) and 6(b) show the voltage waveforms of the inverter capacitors (C1 & C2).

Table 4: The key parameter values for the proposed inverter simulation

Parameter	Value	Parameter	Value
Input voltage (V _{dc})	24 V	Input inductor (L _b)	3mH
Capacitor values (C ₁ and C ₂)	1200μF	Output load	100Ω + 10mH
Switching frequency	10 kHz	PWM	Level Shift PWM
Modulation Index (M)	1	D	80%




Figure 5. Output voltage waveforms: (a) Output voltage waveform ($D=80\%$, $M=1$), (b) Sweeping the duty-cycle from $D=80\%$ to $D=20\%$, (c) Sweeping the modulation index from $M=0$ to $M=1$.





Figure 6. Voltage waveforms of the inverter capacitors, a) VC1 and b) VC2

Figure 7(a) shows that there is no leakage current across the parasitic capacitance of the input source. Additionally, Figure 7(b) displays the output current waveform of the inverter with the previously described properties in Table 4. In addition, Figure 8(a) shows that the inverter output voltage and current have Total Harmonics Distortion (THD) values of 27.10% and 0.65%, respectively.







Figure 7. (a) Leakage current waveform, (b) Zoomed output current waveform



(a)




(b)


Figure 8. The harmonic spectra and THD of the inverter, (a) output voltage (b) output current.

4.1 Inverter Comparison and Losses Analysis

This section presents a comparison with other innovative structures with the suggested 5-level and 7-level inverters. Table 5 shows that the suggested inverter is more suited for PV and renewable energy applications due to its higher voltage gain with continuous input current. Additionally, the modular operation of the inverter yields better boost voltage gains. Furthermore, figures 9(a) and 9(b) show the simulated converter. A comparison of voltage gain is additionally shown in Figure 10(a). Additionally, Figures 10(b), 10(c) display the loss distribution between the inverter's component parts in percentage and the converter's efficiency curve when the output power is varied from 0 to 1500 Watts under real conditions based on the values in Table 6.



(a)




(b)

Figure 9. The simulated converter with PLECS software, a) control system, b) proposed converter

Table 5. Comparative analysis of the proposed structure and its comparable topologies

Structure	N_S	N_{Diode}	N_{Cap}	N_L	N_{Level}	Gain	CC	CG
[27]	3	6	2	2	3	$\frac{DV_{dc}}{(1-D)}$	×	✓
[28]	7	0	2	1	5	$2V_{dc}$	×	×
[29]	6	3	2	1	3	$\frac{DV_{dc}}{(1-D)}$	×	✓
Proposed 5-level	8	0	2	1	5	$\frac{2MV_{dc}}{(1-D)}$	✓	✓
Proposed 7-level	11	0	3	1	7	$\frac{3MV_{dc}}{(1-D)}$	✓	✓

* N_S : Switches count, N_{Diode} : Diodes count, N_{Cap} : Capacitors count, N_L : Inductors count, N_{Level} : Number of voltage levels, Gain: Voltage boost gain, CC: Continuous input current, CG: Common ground and M: Modulation index.



(a)




Figure 10. The voltage gain comparison and loss analysis of the proposed inverter: (a) output voltage gains vs duty cycle, (b) loss per component, and (c) efficiency curve

Table 6. Elements and parameters used to compute losses and efficiency

Parameter	Value	Parameter	Value
Power Switches	IGBT-FGH60N60SMD	Input Voltage	24V
Input Inductor	3mH (10mΩ internal resistor)	Duty-Cycle (D)	80%

5. CONCLUSION

A novel multilevel boost inverter with a non-pulsating current at the input has been developed in this work to use it in photovoltaic and other renewable energy systems. The several switching strategies for each output voltage level of the suggested inverter have been demonstrated, offering benefits like simple duty-cycle management and capacitor voltage balancing. Furthermore, the 5-level structure's boost gain is doubled ($2D/1-D$) while the 7-level structure's boost gain is tripled ($3D/1-D$). The inverter's mathematical analysis has been emphasized, and the suggested structure has been contrasted with other recently developed, pertinent structures. Lastly, the simulation results for the MATLAB/Simulink environment have been supplied to show the effectiveness of the inverter.

REFERENCES

[1] M. P. Kazmierkowski, "Grid Converters and Power Electronics (review of "Grid Converters for Photovoltaic and Wind Power Systems: Teodorescu, R., et al.; 2011) [Book News]," *IEEE Industrial Electronics Magazine*, vol. 5, no. 2, pp. 54–54, Jun. 2011, doi: 10.1109/MIE.2011.941116.

[2] E. Gubía, P. Sanchis, A. Ursúa, J. López, and L.

Marroyo, "Ground currents in single-phase transformerless photovoltaic systems," *Progress in Photovoltaics: Research and Applications*, vol. 15, no. 7, pp. 629–650, 2007, doi: 10.1002/pip.761.

[3] Y. Yang and F. Blaabjerg, "Overview of Single-phase Grid-connected Photovoltaic Systems," *Electric Power Components and Systems*, vol. 43, no. 12, pp. 1352–1363, Jul. 2015, doi: 10.1080/15325008.2015.1031296.

[4] M. Y. A. Khan, H. Liu, Z. Yang, and X. Yuan, "A comprehensive review on grid-connected photovoltaic inverters, their modulation techniques, and control strategies," *Energies*, vol. 13, no. 6, 2020, doi: 10.3390/en13164185.

[5] X. Guo and X. Jia, "Hardware-Based Cascaded Topology and Modulation Strategy with Leakage Current Reduction for Transformerless PV Systems," *IEEE Transactions on Industrial Electronics*, vol. 63, no. 12, pp. 7823–7832, 2016, doi: 10.1109/TIE.2016.2607163.

[6] H. Li, Y. Zeng, B. Zhang, T. Q. Zheng, R. Hao, and Z. Yang, "An Improved H5 Topology with Low Common-Mode Current for Transformerless PV Grid-Connected Inverter," *IEEE Transactions on Power Electronics*, vol. 34, no. 2, pp. 1254–1265, 2019, doi: 10.1109/TPEL.2018.2833144.

[7] N. Vazquez, M. Rosas, C. Hernandez, E. Vazquez, and F. J. Perez-Pinal, "A new common-mode transformerless photovoltaic inverter," *IEEE Transactions on Industrial Electronics*, vol. 62, no. 10, pp. 6381–6391, 2015, doi: 10.1109/TIE.2015.2426146.

[8] M. Samizadeh, X. Yang, B. Karami, W. Chen, F. Blaabjerg, and M. Kamranian, "A new topology of switched-capacitor multilevel inverter with eliminating leakage current," *IEEE Access*, vol. 8, pp. 76951–76965, 2020, doi: 10.1109/ACCESS.2020.2983654.


[9] S. Ravi, M. Premkumar, and L. Abualigah, "Comparative analysis of recent metaheuristic algorithms for maximum power point tracking of solar photovoltaic systems under partial shading conditions," *International Journal of Applied Power Engineering*, vol. 12, no. 2, pp. 196–217, 2023, doi: 10.11591/ijape.v12.i2.pp196-217.

[10] M. G. Yahya and M. G. Yahya, "Modified PDPWM control with MPPT algorithm for equal power sharing in cascaded multilevel inverter for standalone PV system under partial shading," *International Journal of Power Electronics and Drive Systems*, vol. 14, no. 1, pp. 533–545, 2023, doi: 10.11591/ijpeds.v14.i1.pp533-545.

[11] Z. M. Abed, T. K. Hassan, and K. R. Hameed, "Analysis and design of photovoltaic three-phase grid-connected inverter using passivity-based control," *International Journal of Power Electronics and Drive Systems*, vol. 13, no. 1, pp. 167–177, 2022, doi: 10.11591/ijpeds.v13.i1.pp167-177.

[12] T. K. Hassan, "Reduction of single DC bus capacitance in photovoltaic cascaded multilevel converter," *International Journal of Power Electronics and Drive Systems*, vol. 11, no. 3, pp. 1660–1674, 2020, doi: 10.11591/ijpeds.v11.i3.pp1660-1674.

- [13] M. Shahabadini and H. Iman-Eini, "Leakage Current Suppression in Multilevel Cascaded H-Bridge Based Photovoltaic Inverters," *IEEE Transactions on Power Electronics*, vol. 36, no. 12, pp. 13754–13762, 2021, doi: 10.1109/TPEL.2021.3084699.
- [14] Y. P. Siwakoti, A. Palanisamy, A. Mahajan, S. Liese, T. Long, and F. Blaabjerg, "Analysis and design of a novel six-switch five-level active boost neutral point clamped inverter," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 12, pp. 10485–10496, 2020, doi: 10.1109/TIE.2019.2957712.
- [15] Y. P. Siwakoti, "A new six-switch five-level boost-active neutral point clamped (5L-Boost-ANPC) inverter," *Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC*, vol. 2018-March, pp. 2424–2430, 2018, doi: 10.1109/APEC.2018.8341356.
- [16] X. Yuan, "Derivation of Voltage Source Multilevel Converter Topologies," *IEEE Transactions on Industrial Electronics*, vol. 64, no. 2, pp. 966–976, 2017, doi: 10.1109/TIE.2016.2615264.
- [17] Y. P. Siwakoti, A. Mahajan, D. J. Rogers, and F. Blaabjerg, "A novel seven-level active neutral-point-clamped converter with reduced active switching devices and DC-link voltage," *IEEE Transactions on Power Electronics*, vol. 34, no. 11, pp. 10492–10508, 2019, doi: 10.1109/TPEL.2019.2897061.
- [18] S. Chinnamuthu, V. Balan, K. Vaidyanathan, V. Chinnaiyan, and P. Santhanamari, "Analysis of single-phase cascaded H-bridge multilevel inverters under variable power conditions," *Indonesian Journal of Electrical Engineering and Computer Science*, vol. 30, no. 3, pp. 1381–1388, 2023, doi: 10.11591/ijeecs.v30.i3.pp1381-1388.
- [19] N. S. S. Akshath, A. Naresh, M. N. Kumar, M. Barman, D. Nandan, and T. Abhilash, "Analysis and simulation of even-level quasi-Z-source inverter," *International Journal of Electrical and Computer Engineering*, vol. 12, no. 4, pp. 3477–3484, 2022, doi: 10.11591/ijece.v12i4.pp3477-3484.
- [20] D. Sankar and C. A. Babu, "Design and analysis of a novel quasi Z source based asymmetric multilevel inverter for PV applications," *International Journal of Power Electronics and Drive Systems*, vol. 11, no. 3, pp. 1368–1378, 2020, doi: 10.11591/ijpeds.v11.i3.pp1368-1378.
- [21] A. Chemseddine, N. Benabadi, A. Cheknane, and S. E. Mankour, "A comparison of single phase standalone square waveform solar inverter topologies: Half bridge and full bridge," *International Journal of Electrical and Computer Engineering*, vol. 10, no. 4, pp. 3384–3392, 2020, doi: 10.11591/ijece.v10i4.pp3384-3392.
- [22] B. E. Elnaghi, M. E. Dessouki, M. N. Abd-Alwahab, and E. E. Elkholy, "Development and implementation of two-stage boost converter for single-phase inverter without transformer for PV systems," *International Journal of Electrical and Computer Engineering*, vol. 10, no. 1, pp. 660–669, 2020, doi: 10.11591/ijece.v10i1.pp660-669.
- [23] S. S. Lee, Y. Yang, and Y. P. Siwakoti, "A Novel Single-Stage Five-Level Common-Ground-Boost-Type Active Neutral-Point-Clamped (5L-CGBT-ANPC) Inverter," *IEEE Transactions on Power Electronics*, vol. 36, no. 6, pp. 6192–6196, 2021, doi: 10.1109/TPEL.2020.3037720.
- [24] K. Jena, C. K. Panigrahi, and K. K. Gupta, "A Single-Phase Step-Up 5-level Switched-Capacitor Inverter with Reduced Device Count," *ICPEE 2021 - 2021 1st International Conference on Power Electronics and Energy*, 2021, doi: 10.1109/ICPEE50452.2021.9358556.
- [25] A. Pourfaraj, M. Monfared, and H. Heydari-Doostabad, "Single-Phase Dual-Mode Interleaved Multilevel Inverter for PV Applications," *IEEE Transactions on Industrial Electronics*, vol. 67, no. 4, pp. 2905–2915, 2020, doi: 10.1109/TIE.2019.2910041.
- [26] S. Kakar et al., "A Common-Ground-Type Five-Level Inverter with Dynamic Voltage Boost," *Electronics (Switzerland)*, vol. 11, no. 24, pp. 1–10, 2022, doi: 10.3390/electronics11244174.
- [27] H. Heydari-Doostabad, M. Pourmahdi, M. Jafarian, A. Keane, and T. O'donnell, "Three-Switch Common Ground Step-Down and Step-Up Single-Stage Grid-Connected PV Inverter," *IEEE Transactions on Power Electronics*, vol. 37, no. 7, pp. 7577–7589, 2022, doi: 10.1109/TPEL.2022.3145193.
- [28] V. Anand, V. Singh, and J. S. Mohamed Ali, "Dual Boost Five-Level Switched-Capacitor Inverter With Common Ground," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 70, no. 2, pp. 556–560, 2023, doi: 10.1109/TCSII.2022.3169009.
- [29] L. Wang and M. Shan, "A Novel Single-Stage Common-Ground Zeta-Based Inverter With Nonelectrolytic Capacitor," *IEEE Transactions on Power Electronics*, vol. 37, no. 9, pp. 11319–11331, 2022, doi: 10.1109/TPEL.2022.3167450.






Dalya Hamzah Al-Mamoori  is a lecturer at Department of Electrical Power Engineering, Technical College Al-Mussaib, Al-Furat Al-Awsat Technical University. She received the B.Sc. degree in Electrical Power Engineering from Technical College Al-Mussaib, Al-Furat Al-Awsat Technical University and the M.Sc. degree in Electrical Power Engineering from the University Tenaga Nasional, Malaysia. She is currently a Ph.D. Student at School of Electrical Engineering, Faculty of Engineering, Universiti Teknologi Malaysia, Johor Bahru 81310, Malaysia. Her Research Interests are Power Electronics, Renewable Energy and Multilevel Inverter. She can be contacted at email: dalyahamzahmussa@graduate.utm.my or daliahmza784@atu.edu.iq.







Shahrin Md Ayob     was born in Kuala Lumpur, Malaysia. He obtained his first degree in Electrical Engineering, Master in Electrical Engineering (Power), and Doctor of Philosophy (Ph.D.) from Universiti Teknologi Malaysia in 2001, 2003, and 2009, respectively. Currently, he is an associate professor at the Faculty of Electrical Engineering, Universiti Teknologi Malaysia. He is a registered Graduate Engineer under the Board of Engineer Malaysia (BEM) and Senior Member of IEEE. His current research interest is the solar photovoltaic system, electric vehicle technology, fuzzy system, and evolutionary algorithms for power electronics applications. He can be contacted at email: e-shahrin@utm.my.



Ali A. Abdullah Albakry    is a Professor in Electrical Engineering Department at Almamon University College and at Al-Furat Al-Awsat Technical University, Iraq. He received his B. Eng, M. Eng, and Ph. D. degrees in Electrical Engineering, University of Baghdad/Iraq. He can be contacted at email: Prof.Dr.Albakry@atu.edu.iq.



Razman Ayop     received the bachelor's degree in electrical engineering with firstclass honours, the master's degree in electrical engineering with specialization in power system, and the Ph.D. degree in electrical engineering from Universiti Teknologi Malaysia (UTM), Johor, Malaysia, in 2013, 2015, and 2018, respectively. He is a Senior Lecturer with UTM and a member of Power Electronics and Drives Research Group, School of Electrical Engineering, Faculty of Engineering, UTM. His research interests include renewable energy and power electronics. He can be contacted at email: razman.ayop@utm.my.