(1)
Fault Injection Test on Error Mitigated Circuit of Partial TMR in FPGA. Elektrika 2021, 20 (2-2), 98-102.