Implementation of 10 Transistor SRAM Computing-in-Memory for Binarized Multiply Accumulate Unit. Elektrika. 2025;24(1):47-52. doi:10.11113/elektrika.v24n1.632