[1]
“Implementation of 10 Transistor SRAM Computing-in-Memory for Binarized Multiply Accumulate Unit”, Elektrika, vol. 24, no. 1, pp. 47–52, Apr. 2025, doi: 10.11113/elektrika.v24n1.632.